
#### Abstract

Удосконалена математична модель біполярного транзистора з ізольованим затвором за рахунок встановлення аналітичних виразів для динамічних паразитних ємностей приладу. Вирази знайдені иляхом аналітичного диферениіювання функиій, які апроксимують залежності паразитних ємностей транзистора від напруги між колектором та емітером. Запропонована методика формування математичної моделі IGBT інвертора напруги у вигляді матричних диферениійних рівнянь стану в формі Коші та нелінійних рівнянь зв'язку. Обмеження на кількість транзисторів та конфігурацію схеми відсутні. Методика базується на матрич-но-топологічному методі аналізу електричних кіл. Застосування методики проілюстровано на прикладі однофазного напівмостового інвертора з активним навантаженням. Актуальність удосконалення математичної моделі IGBT інвертора викликана необхідністю аналізу електробезпеки стану кола змінної частоти між частотним перетворювачів та двигуном. Відомі моделі частотно-керованих електроприводів не враховують ряд факторів, які суттєво впливають на точність моделювання. До таких факторів відносяться динамічний характер паразитних ємностей IGBT та відклю-чення однієї з фаз машини від мережі на час безструмової паузи при переми-канні суміжних силових ключів інвертора. Отримана математична модель відрізняється від відомих удосконаленим представлення нелінійними диференційними рівняннями окремих елементів та врахуванням взаємних впливів. Запропонований підхід дозволяє досліджувати високочастотні перехідні складові струмів та напруг в електротехнічних системах з напівпровідниковими перетворювачами. Це спрощує врахування в моделі процесів перезаряду ємностей IGBT niд час безструмової паузи при комутацї суміжних ключів. Виявлені особливості перехідних процесів комутацї̈ ключів IGBT інвертора, зокрема, встановлено суттєве, більше ніж удвічі, перевищення струлом транзистора, що відкривається, робочого рівня наприкіниі процесу комутацї

Ключові слова: паразитні ємності, ииротно-імпульсна модуляція, матриця головних перетинів, змінні стану, дерево графа, топологічні рівняння


S. Vasylets<br>Doctor of Technical Science, Associate Professor* E-mail: svyat.vasilets@gmail.com<br>K. Vasylets<br>Assistant*<br>E-mail: k.s.vasylets@nuwm.edu.ua *Department of Automation, Electrical Engineering and Computer-Integrated Technologies National University of Water and Environmental Engineering Soborna str., 11, Rivne, Ukraine, 33028

## 1. Introduction

The insulated-gate bipolar transistors (IGBT) are widely used in power circuits of frequency converters for electric drives, inverters for electric cars, wind turbines, solar power plants, active filter circuits, pulsed DC converters, etc. IGBT are available for voltage up to $6,5 \mathrm{kV}$ (leading manufacturers - Mitsubishi, ABB, Hitachi) and current up to 3.6 kA (for example, 5SNA 3600E170300). Increasing the efficiency and reliability of the "autonomous inverter - induction motor" system operation requires the study of transients during power switches commutations. This provides the corresponding mathematical model improvement, which takes into account the features of the semiconductor devices switching, the motor operation in nonsymmetrical modes, mutual influences of power switches and motor windings and allows to investigate emergency states.

## 2. Literature review and problem statement

The mathematical modeling of IGBT functioning as the part of semiconductor converters allows to analyze combined
action with motor loading in normal and emergency states for selection of the rational operation modes and development of the newest protection devices. The models of IGBT, which take into account the physical principles of semiconductor operation, are known. Such models are the most complex and precise. In particular, a method for simulating IGBT with a reverse diode is proposed in [1], which involves solving the charge carrier diffusion equation using the finite differential method.

Associative models, which reproduce static and dynamic characteristics by different methods, are most often used. Such models are less complex and precise than models of the first type. In particular, in [2] IGBT with a reverse diode, in accordance with the Thévenin theorem, are represented by a voltage source. This allows to use a fixed equivalent circuit for open and closed states of the transistor. It is assumed in [3] that capacitance between IGBT leads does not depend on the voltage between the collector and the emitter, which reduces the accuracy of the transients simulation. In [4] only the static dependences of spurious capacitances from the voltage on the device are considered, the dynamic component is ignored.

Combined models that use existing models of field-effect and bipolar transistors, taking into account the specificities of IGBT operation [5], are also well-known.

During the analysis of the IGBT-inverter and motor joint action, simplified models are often used that ignore non-linearity of characteristics and transients during IGBT commutations. In particular, when modeling a multi-level inverter in [6], power switches are considered as ideal. The inverter is often represented as an ideal source of impulse voltage, or its characteristics are linearized and it is represented by a dynamic link. During the analysis of a frequency-controlled electric drive, in most cases, the motor is considered as a symmetrical load, as, for example, in [7].

Thus, known models do not take into account a number of factors that are significant for the analysis of the operation of a frequency-controlled electric drive. These factors include the dynamic nature of the IGBT spurious capacitances and the disconnection of one of the machine phases from the network during the dead time when switching adjacent power switches of the inverter. Herewith, as it is established in [8], the transition of an induction machine from a three-phase to a single-phase mode is accompanied by the appearance of current transient components of a significant magnitude. Taking these factors into account will allow to study processes of a ground fault or current leakage to ground through the resistance of the human body in the cable, by which the motor is connected to the converter. The urgency of such emergency modes study is determined by the functional deficiency of existing protective devices, which is experimentally illustrated in [9].

The consideration of the dynamic capacitances between the IGBT leads and the asymmetric motor operating modes in the mathematical model of the inverter is a variant to solve the actual problem of increasing the analysis accuracy of processes in systems equipped with semiconductor converters.

## 3. The aim and objectives of the study

The aim of the work is to improve the accuracy of modeling the voltage inverter by improving the model of the IGBT module and forming a mathematical model of the power part of the converter in the state variables using the example of a single-phase half-bridge inverter.

To achieve the set aim, the following objectives must be accomplished:

- to improve the dynamic IGBT model by taking into account dynamic spurious capacitances between the leads of the device;
- to form the mathematical and corresponding computer model of the inverter power part;
- to research into features of the IGBT inverter switching process, taking into account the delay between the switching of the adjacent switches.


## 4. Mathematical modeling of the IGBT module

Commercially available power modules include one or more IGBT, between the collector and the emitter of each of which a reverse diode is connected. The IGBT can be represented by an equivalent circuit that takes into account the family of non-linear static volt-ampere characteristics by a controlled current source $I_{c}$ (Fig. 1). The variconds $C_{1}-C_{3}$ represented spurious capacitances between the transistor leads, which allows to take into account dynamic processes during switching [10]. Darlington's IGBT representation
(BJT controlled by MOSFET) allows to determine the current of a controlled source $I_{c}$ as a function of the voltage $u_{C E}$ between the collector and emitter of IGBT [5]:

$$
I_{c}\left(u_{C E}\right)=\left\{\begin{array}{l}
0, \text { if } u_{2} \leq u_{T h} \text { or } u_{C E}<u_{D} ;  \tag{1}\\
k\left[\left(u_{2}-u_{T h}\right)\left(u_{C E}-u_{D}\right)-0,5\left(u_{C E}-u_{D}\right)^{2}\right], \\
\text { if } u_{C E}<u_{2}-u_{T h}+u_{D} ; \\
0.5 k\left(u_{2}-u_{T h}\right)^{2}, \\
\text { if } u_{C E} \geq u_{2}-u_{T h}+u_{D},
\end{array}\right.
$$

where $k=k_{p}(1+\beta), \beta$ - the current gain of the BJT; $u_{T h}-$ threshold of the field transistor opening voltage; $u_{D}$ - voltage drop on the emitter-base junction of BJT; $u_{2}$ - voltage between the IGBT gate and emitter.

The capacitances $C_{1}-C_{3}$ values between the transistor leads (Fig. 1) are related to the typical capacitances of IGBT, dependencies of which on the collector-emitter voltage are given in the data sheet, as follows:

$$
\begin{align*}
& C_{1}\left(u_{C E}\right)=C_{\text {res }}\left(u_{C E}\right) ;  \tag{2}\\
& C_{2}\left(u_{C E}\right)=C_{\text {ies }}-C_{\text {res }}\left(u_{C E}\right) ;  \tag{3}\\
& C_{3}\left(u_{C E}\right)=C_{\text {oes }}\left(u_{C E}\right)-C_{r e s}\left(u_{C E}\right), \tag{4}
\end{align*}
$$

where $C_{i e s}$ - the input capacitance (is measured between the gate and the short-circuited collector and emitter), the value of which can be considered to be independent of the voltage between the collector and the emitter with sufficient accuracy; $C_{r e s}\left(u_{C E}\right)$ - capacitance between the collector and the gate with a grounded emitter; $C_{o e s}\left(u_{C E}\right)$ - the output capacitance, which is measured between the collector and the short-circuited gate and emitter.


Fig. 1. The IGBT equivalent circuit: $E$ - emitter; $C$ - collector; $G$ - gate

The dependences of $C_{\text {res }}\left(u_{C E}\right), C_{\text {oes }}\left(u_{C E}\right)$ can be approximated by the power functions of the following form [10]:

$$
\begin{align*}
& C_{\text {res }}\left(u_{C E}\right)=C_{\text {resh }}+C_{\text {res } 0}\left(1+u_{C E}\right)^{-k_{\text {res }} ;}  \tag{5}\\
& C_{\text {oes }}\left(u_{C E}\right)=C_{\text {oesh }}+C_{\text {oes } 0}\left(1+u_{C E}\right)^{-k_{\text {oses }} .} \tag{6}
\end{align*}
$$

Since the $u_{C E}$ voltage can be expressed due to $u_{1}-u_{3}$ voltages on the capacitances $C_{1}-C_{3}$ as follows:

$$
\begin{equation*}
u_{\mathrm{CE}}=u_{1}+u_{2}=R_{3} i_{3}+u_{3}, \tag{7}
\end{equation*}
$$

then, taking into account in (2)-(4) expressions (5), (6), the formulas can be obtained for the calculation of the capacitances values as functions of voltages on the latter and the current $i_{3}$ :

$$
\begin{equation*}
C_{1}\left(u_{1}, u_{2}\right)=C_{\text {resh }}+C_{\text {rese } 0}\left(1+u_{1}+u_{2}\right)^{-k_{\text {res }}} ; \tag{8}
\end{equation*}
$$

$$
\begin{align*}
& C_{2}\left(u_{1}, u_{2}\right)=C_{\text {ies }}-C_{\text {resh }}-C_{\text {res } 0}\left(1+u_{1}+u_{2}\right)^{-k_{\text {res }}}  \tag{9}\\
& C_{3}\left(u_{3}, i_{3}\right)=C_{\text {oesh }}-C_{\text {resh }}+C_{\text {oes } 0}\left(1+R_{3} i_{3}+u_{3}\right)^{-k_{\text {oes }}}- \\
& -C_{\text {res } 0}\left(1+R_{3} i_{3}+u_{3}\right)^{-k_{\text {res }}} \tag{10}
\end{align*}
$$

The current $i_{1}$ through the capacitance $C_{1}$ can be calculated in accordance with the following expression:

$$
\begin{equation*}
i_{1}=d\left[C_{1}\left(u_{1}, u_{2}\right) \cdot u_{1}\right] / d t \tag{11}
\end{equation*}
$$

considering the expression (8) for $C_{1}$, after transformations the dependence of current $i_{1}$ on the voltage drops $u_{1}, u_{2}$ can be obtained:

$$
\begin{equation*}
i_{1}=C_{\mathrm{d} 1}\left(u_{1}, u_{2}\right) \cdot d u_{1} / d t \tag{12}
\end{equation*}
$$

where $C_{d 1}\left(u_{1}, u_{2}\right)$ - the dynamic capacitance between the collector and the gate of the transistor, which is:

$$
\begin{equation*}
C_{d 1}\left(u_{1}, u_{2}\right)=F_{1}\left(u_{1}, u_{2}\right) \cdot u_{1}+C_{1}\left(u_{1}, u_{2}\right) \tag{13}
\end{equation*}
$$

in which $F_{1}\left(u_{1}, u_{2}\right)$ is a partial derivative of the capacitance $C_{1}\left(u_{1}, u_{2}\right)$ with respect to the voltage $u_{1}$, for which, according to (8), the following analytic expression can be obtained:

$$
\begin{align*}
& F_{1}\left(u_{1}, u_{2}\right)=\partial C_{1}\left(u_{1}, u_{2}\right) / \partial u_{1}= \\
& =-k_{\text {res }} C_{\text {res } 0}\left(1+u_{1}+u_{2}\right)^{-k_{\text {res }}-1} \tag{14}
\end{align*}
$$

The currents $i_{2}, i_{3}$ by analogy with (11) are possible to introduce by the following expressions:

$$
\begin{align*}
& i_{2}=C_{\mathrm{d} 2}\left(u_{1}, u_{2}\right) \cdot d u_{2} / d t  \tag{15}\\
& i_{3}=C_{\mathrm{d} 3}\left(u_{3}, i_{3}\right) \cdot d u_{3} / d t \tag{16}
\end{align*}
$$

where $C_{d 2}\left(u_{1}, u_{2}\right), C_{d 3}\left(u_{1}, u_{2}\right)$ - the transistor dynamic capacitances between the gate and the emitter, the collector and the emitter, respectively, which are:

$$
\begin{align*}
& C_{\mathrm{d} 2}\left(u_{1}, u_{2}\right)=F_{2}\left(u_{1}, u_{2}\right) \cdot u_{2}+C_{2}\left(u_{1}, u_{2}\right),  \tag{17}\\
& C_{\mathrm{d} 3}\left(u_{3}, i_{3}\right)=F_{3}\left(u_{3}, i_{3}\right) \cdot u_{3}+C_{3}\left(u_{3}, i_{3}\right), \tag{18}
\end{align*}
$$

in which connection:

$$
\begin{align*}
& F_{2}\left(u_{1}, u_{2}\right)=\partial C_{2}\left(u_{1}, u_{2}\right) / \partial u_{2}= \\
& =k_{\text {res }} C_{\text {res } 0}\left(1+u_{1}+u_{2}\right)^{-k_{r e s}-1} ;  \tag{19}\\
& F_{3}\left(u_{3}, i_{3}\right)=\partial C_{3}\left(u_{3}, i_{3}\right) / \partial u_{3}= \\
& =-k_{\text {oes }} C_{\text {oes } 0}\left(1+R_{3} i_{3}+u_{3}\right)^{-k_{\text {oes }}-1}+ \\
& +k_{r e s} C_{r e s 0}\left(1+R_{3} i_{3}+u_{3}\right)^{-k_{r e s}-1} . \tag{20}
\end{align*}
$$

For a mathematical description of the reverse diode, the Ma-Lauritzen model can be used, which takes into account the process of reverse recovery:

$$
\left\{\begin{array}{l}
i_{D}=\left(q_{E}-q_{M}\right) / T_{M}  \tag{21}\\
q_{E}=I_{S} \cdot \tau \cdot\left[e^{u_{D} /\left(n U_{T}\right)}-1\right] \\
d q_{M} / d t=i_{D}-q_{M} / \tau
\end{array}\right.
$$

where $i_{D}, u_{D}$ - the current through the diode and the voltage drop on the diode, respectively; $q_{E}-$ the injected charge level
at the junction; $q_{M}$ - the total stored charge; $T_{M}$ - approximate diffusion transit time; $I_{s}$ - diffusion leakage current; $\tau$ - carrier lifetime; $n$ - emission coefficient; $U_{T}$ - the temperature potential of the p-n junction.

According to the system of equations (21), the diode can be represented by a controlled current source $i_{D}\left(u_{D}\right)$.

## 5. Mathematical model of single-phase half-bridge inverter with resistive load

Let us look at the construction of a mathematical model for an elementary semiconductor converter with IGBT - a single-phase half-bridge inverter (Fig. 2). Such converter is an integral part of a widespread three-phase autonomous voltage inverter, known to be used in a frequency controlled electric drive, therefore the proposed simulation technique can be used during research into processes in a three-phase system. The circuit diagram of the inverter includes two ideal sources of EMF $u_{1}, u_{2}$, to which VT1 and VT2 transistors are connected in series, with the reverse diode VD1, VD2, respectively. The resistive load $R_{0}$ is connected between the middle point of the power supply and the node, in which VT1 emitter and VT2 collector are connected. The gates of the transistors VT1 and VT2 are fed by pulse EMF from the controlled voltage sources $u_{G 1}$ and $u_{G 2}$ through the ballast resistors $R_{G 1}$ and $R_{G 2}$, respectively, which represent drivers.

Taking into account in the circuit diagram of the inverter (Fig. 2), the IGBT (Fig. 1) and diode equivalent circuits, the equivalent circuit of single-phase half-bridge inverter can be obtained (Fig. 3), for the analysis of which the graph-analytical method can be used. The following equivalent circuit consists of 11 nodes connected by 19 single-component branches (voltage and current sources, resistances and capacitances), a "node" means a connection of two or more branches. For a graph of the equivalent circuit, using the algorithm described in [11], a tree that includes 11 edges (relevant branches $b_{1}-b_{11}$ are marked with thick lines in Fig. 3) and the complement of the tree (includes 10 chords: $b_{12}-b_{21}$ ) are constructed. The tree includes independent voltage sources $U_{G 1}, U_{1}, U_{G 2}, U_{2}$, capacitive branches $C_{11}$, $C_{21}, C_{31}, C_{12}, C_{22}, C_{32}$ and resistive branch $R_{U 2}$. The complement of the tree is formed by resistive branches $R_{G 1}, R_{31}, R_{0}$, $R_{G 2}, R_{32}, R_{u 1}$ and controlled current sources $I_{c 1}, i_{D 1}, I_{c 2}, i_{D 2}$.


Fig. 2. Circuit diagram of the single-phase half-bridge inverter with resistive load

The matrix of the main sections $\mathbf{F}$, that is calculated on the basis of the first incidence matrix and establishes the connection between the edges and the main sections of the graph, defines a complete system of topological equations that describes the electric circuit in accordance with the Kirchhoff's laws. For the graph of the underlying equivalent circuit, the matrix of the main sections includes the sub-matrices $\mathbf{F}_{1}, \ldots, \mathbf{F}_{6}$, which de-
scribe the connection between the corresponding edges and chords:

$$
\mathbf{F}=\begin{array}{c:cc} 
& \left\{R_{c h}\right\} & \left\{I_{c n}\right\}  \tag{22}\\
\hdashline\{U\} & \mathbf{F}_{1} & \mathbf{F}_{4} \\
\left\{C_{e d}\right\} & \mathbf{F}_{2} & \mathbf{F}_{5} \\
\left\{R_{e d}\right\} & \mathbf{F}_{3} & \mathbf{F}_{6}
\end{array},
$$

where $\{U\},\left\{I_{c n t}\right\}$ - the sets of independent voltage sources and controlled current sources; $\left\{R_{e d}\right\},\left\{R_{c h}\right\}$ - the sets of resistive edges and chords; $\left\{C_{e d}\right\}$ - the set of capacitive edges; submatrix $\mathbf{F}_{4}$ is zero since current sources and voltage sources are mutually unrelated.

The numerical value of the matrix of the main sections for the graph of the equivalent circuit of the inverter (Fig. 3), obtained as a result of using the known algorithm for calculating $\mathbf{F}$ [11], is given in Table 1.

The equations of vectors of resistive edges currents $\mathbf{I}_{\text {Red }}$ and resistive chords voltages $\mathbf{U}_{R c h}$, compiled according to the matrix of the main sections (22), are:

$$
\begin{align*}
& \mathbf{I}_{\text {Red }}=-\mathbf{F}_{3} \cdot \mathbf{I}_{R c h}-\mathbf{F}_{6} \cdot \mathbf{I}_{c n t} ;  \tag{23}\\
& \mathbf{U}_{R c h}=\mathbf{F}_{1}^{\mathrm{T}} \cdot \mathbf{U}+\mathbf{F}_{2}^{\mathrm{T}} \cdot \mathbf{U}_{C e d}+\mathbf{F}_{3}^{\mathrm{T}} \cdot \mathbf{U}_{\text {Red }}, \tag{24}
\end{align*}
$$

where $\mathbf{U}=\left[\begin{array}{llll}u_{G 1} & u_{1} & u_{G 2} & u_{2}\end{array}\right]^{\mathrm{T}}-$ vector of independent voltage sources; $\mathbf{I}_{c n t}=\left[\begin{array}{lll}I_{c 1} & i_{D 1} & I_{c 2} \\ i_{D 2}\end{array}\right]^{\mathrm{T}}-$ vector of controlled current sources; $\mathbf{U}_{\text {Ced }}=\left[\begin{array}{lllll}u_{11} & u_{21} & u_{31} & u_{12} & u_{22}\end{array} u_{32}\right]^{\mathrm{T}}-$ vector of capacitive edges voltages; $\mathbf{I}_{\text {Rch }}=\left[i_{R G 1} i_{R 31} i_{0} i_{R G 2} i_{R 32} i_{R u 1}\right]^{\mathrm{T}}, \mathbf{U}_{R c h}=$ $=\left[\begin{array}{lll}u_{R G 1} & u_{R 31} & u_{0}\end{array} u_{R G 2} u_{R 32} u_{R \mathrm{u} 1}\right]^{\mathrm{T}}-$ vectors of resistive chords currents and voltages, respectively; $\mathbf{I}_{R e d}=\left[i_{R u 2}\right], \mathbf{U}_{R e d}=\left[u_{R u}\right]-$ vectors of resistive edges currents and voltages, respectively, which, in this case, include one element, since only one resistive branch $R_{U 2}$ is assigned to the graph tree; the "T" symbol denotes transposition.

$$
\begin{align*}
& \mathbf{U}_{R e d}=\mathbf{R}_{e d} \cdot \mathbf{I}_{R e d},  \tag{25}\\
& \mathbf{I}_{R c h}=\mathbf{R}_{c h}^{-1} \cdot \mathbf{U}_{R c h}, \tag{26}
\end{align*}
$$

and $\mathbf{R}_{c h}=\operatorname{diag}\left\{R_{G 1} R_{31} R_{0} R_{G 2} R_{32} R_{u 1}\right\}, \mathbf{R}_{e d}=\operatorname{diag}\left\{\mathrm{R}_{u 2}\right\}$.
The vector $\mathbf{I}_{\text {Ced }}=\left[\begin{array}{lll}i_{11} & i_{21} & i_{31}\end{array} i_{12} i_{22} i_{32}\right]^{\mathrm{T}}$ of capacitive edges currents is determined by the matrix of the main sections in the following way:

$$
\begin{equation*}
\mathbf{I}_{C e d}=-\mathbf{F}_{2} \cdot \mathbf{I}_{R c h}-\mathbf{F}_{5} \cdot \mathbf{I}_{c n t} . \tag{27}
\end{equation*}
$$

Table 1
The matrix of the main sections for the graph of the equivalent circuit (Fig. 3)

| F |  | chords |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $R_{\text {G1 }}$ | $R_{31}$ | $R_{0}$ | $R_{\text {G2 }}$ | $R_{32}$ | $R_{u 1}$ | $I_{c 1}$ | $i_{D 1}$ | $I_{c 2}$ | $i_{D 2}$ |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $u_{G 1}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | $u_{1}$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  | $u_{G 2}$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | $u_{2}$ | 0 | 0 | -1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  | $C_{11}$ | 0 | 1 | 0 | 0 | 0 | -1 | 1 | -1 | 0 | 0 |
|  | $C_{21}$ | -1 | 1 | 0 | 0 | 0 | -1 | 1 | -1 | 0 | 0 |
|  | $C_{31}$ | 0 | -1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | $C_{12}$ | 0 | 0 | 1 | 0 | 1 | -1 | 0 | 0 | 1 | -1 |
|  | $C_{22}$ | 0 | 0 | 1 | -1 | 1 | -1 | 0 | 0 | 1 | -1 |
|  | $C_{32}$ | 0 | 0 | 0 | 0 | -1 | 0 | 0 | 0 | 0 | 0 |
|  | $R_{u 2}$ | 0 | 0 | 1 | 0 | 0 | -1 | 0 | 0 | 0 | 0 |

The voltages on capacitive branches are state variables of the inverter. The equation of state of reactive elements has the form:


Fig. 3. Equivalent circuit of the single-phase half-bridge inverter with resistive load, which indicates the nodes (1-12) and the branches $b_{1}-b_{21}$ of the graph ( $b_{1}-b_{11}$ - the edges marked with thick lines, $b_{12}-b_{21}$ - chords)

$$
\begin{equation*}
\mathbf{I}_{c e d}=\boldsymbol{\Phi}\left(\mathbf{U}_{C e d}, \mathbf{I}_{R c h}\right) \cdot d \mathbf{U}_{C e d} / d t \tag{28}
\end{equation*}
$$

where $\boldsymbol{\Phi}\left(\mathbf{U}_{\text {Ced }}, \mathbf{I}_{R c h}\right)$ - the diagonal matrix of IGBT dynamic capacitances.

The values of the matrix $\boldsymbol{\Phi}$ elements depend on the voltages on the capacitances and currents of the resistive chords according to the dependences (13), (17), (18), namely:
$\boldsymbol{\Phi}\left(\mathbf{U}_{\mathrm{Ced}}, \mathbf{I}_{\text {Rch }}\right)=$
$=\operatorname{diag}\left\{\begin{array}{llllll}C_{\mathrm{d} 11} & C_{\mathrm{d} 21} & C_{\mathrm{d} 31} & C_{\mathrm{d} 12} & C_{\mathrm{d} 22} & C_{\mathrm{d} 32}\end{array}\right\}$.
The matrix differential equation of state of the inverter relative to the vector $\mathbf{U}_{\text {Ced }}$ of state variables in accordance with (28) is:
$d \mathbf{U}_{C e d} / d t=\boldsymbol{\Phi}^{-1}\left(\mathbf{U}_{c e d}, \mathbf{I}_{R c h}\right) \cdot \mathbf{I}_{C e d}$,
where $\boldsymbol{\Phi}^{-1}\left(\mathbf{U}_{\mathrm{Ced}}, \mathbf{I}_{\mathrm{Rch}}\right)$ - inverse matrix of IGBT dynamic capacitances, which is:

$$
\left.\begin{array}{l}
\boldsymbol{\Phi}^{-1}\left(\mathbf{U}_{\mathrm{Ced}} \mathbf{I}_{\mathrm{Rch}}\right)= \\
=\operatorname{diag}\left\{C_{\mathrm{d} 11}^{-1}\right. \tag{31}
\end{array} C_{\mathrm{d} 21}^{-1} \quad C_{\mathrm{d} 31}^{-1} \quad C_{\mathrm{d} 12}^{-1} \quad C_{\mathrm{d} 22}^{-1} \quad C_{\mathrm{d} 32}^{-1}\right\} . \quad .
$$

According to the Ohm's law, the vectors of resistive edges voltages $\mathbf{U}_{\text {Red }}$ and resistive chords currents $\mathbf{I}_{\text {Rch }}$ are calculated by using the diagonal matrixes of resistive edges $\mathbf{R}_{e d}$ and chords $\mathbf{R}_{c h}$ :

During the numerical solution of equation (30), it is necessary to calculate the value of the vector $\boldsymbol{I}_{\text {cnt }}$ of controlled current sources at each step of integration, which is used in the equations (23) and (27). The calculation of source
currents $I_{c 1}$ and $I_{c 2}$, corresponding to the nonlinear static volt-ampere characteristics of IGBT, is carried out according to (1). This, according to (7), determines the functional dependence of the $\mathbf{I}_{\text {cnt }}$ vector on $\mathbf{U}_{\text {ced }}$. The calculation of diode currents $i_{D 1}, i_{D 2}$ is carried out in accordance with the first equation of the system (21). Since these currents are determined by the values of total charges $q_{M 1}, q_{M 2}$, then, combining the latter with the vector $\mathbf{Q}_{M}=\left[\begin{array}{ll}q_{M 1} & q_{M 2}\end{array}\right]^{\mathrm{T}}$, it is true to say that the $\mathbf{I}_{\text {cnt }}$ vector depends also on $\mathbf{Q}_{M}$ :

$$
\begin{equation*}
\mathbf{I}_{c n t}=\mathbf{I}_{c n t}\left(\mathbf{U}_{c e d}, \mathbf{Q}_{M}\right) . \tag{32}
\end{equation*}
$$

In this case, the $\mathbf{Q}_{M}$ vector can be calculated by the matrix differential equation, which is based on the third equation of the system (21):

$$
\begin{equation*}
d \mathbf{Q}_{M} / d t=\mathbf{T}_{1} \cdot \mathbf{Q}_{M}+\mathbf{T}_{2} \cdot \mathbf{Q}_{E} \tag{33}
\end{equation*}
$$

where

$$
\begin{aligned}
& \mathbf{T}_{1}=\operatorname{diag}\left\{-T_{M 1}^{-1}-\tau_{1}^{-1} \quad T_{M 2}^{-1}-\tau_{2}^{-1}\right\} ; \\
& \mathbf{T}_{2}=\operatorname{diag}\left\{T_{M 1}^{-1} T_{M 2}^{-1}\right\} ; \\
& \mathbf{Q}_{E}=\left[\begin{array}{ll}
q_{E 1} & \left.q_{E 2}\right]^{\mathrm{T}} .
\end{array}\right.
\end{aligned}
$$

Each element $q_{E j}(j=1,2)$ of the $\mathbf{Q}_{E}$ vector, according to the second equation of the system (21), depends on the voltages $u_{D j}$ applied to the $j$-th diode. According to the equivalent circuit (Fig. 3) of the converter, $u_{D j}=-u_{1 j}-u_{2 j}$, which determines the dependence of $\mathbf{Q}_{E}$ on $\mathbf{U}_{\text {Ced }}$ :

$$
\begin{equation*}
\mathbf{Q}_{E}=\mathbf{Q}_{E}\left(\mathbf{U}_{C e d}\right) \tag{34}
\end{equation*}
$$

The model output values are: currents $i_{R G 1}, i_{R G 2}$ of gates; currents $i_{k 1}=i_{11}+I_{c 1}+i_{31}$ and $i_{k 2}=i_{12}+I_{c 2}+i_{32}$ of the collectors of transistors VT1 and VT2, respectively; load current $i_{0}$. These values can be combined into a vector of desired currents:

$$
\mathbf{Y}_{1}=\left[\begin{array}{lllll}
i_{R G 1} & i_{R G 2} & i_{k 1} & i_{k 2} & i_{0} \tag{35}
\end{array}\right]^{\mathrm{T}} .
$$

It is also necessary to determine the voltages $u_{21}, u_{22}$, $u_{C E 1}, u_{C E 2}$, and the voltage $u_{0}$ on the load, which can be combined into the vector of the desired voltages:

$$
\mathbf{Y}_{2}=\left[\begin{array}{lllll}
u_{21} & u_{22} & u_{C E 1} & u_{C E 2} & u_{0} \tag{36}
\end{array}\right]^{\mathrm{T}} .
$$

The values of the vectors of desired variables can be calculated as follows:

$$
\begin{align*}
& \mathbf{Y}_{1}=\mathbf{A}_{1} \cdot \mathbf{X}_{1}  \tag{37}\\
& \mathbf{Y}_{2}=\mathbf{A}_{2} \cdot \mathbf{X}_{2}, \tag{38}
\end{align*}
$$

where $\mathbf{A}_{1}, \mathbf{A}_{2}$ - matrix constants; $\mathbf{X}_{1}, \mathbf{X}_{2}$ - vectors of currents and voltages, respectively, of the equivalent circuit branches of a single-phase half-bridge inverter in accordance with Fig. 3, which are equal:

$$
\begin{align*}
& \mathbf{X}_{1}=\left[\begin{array}{llll}
\mathbf{I}_{\text {Red } d} & \mathbf{I}_{\text {Rch }} & \mathbf{I}_{C e d} & \mathbf{I}_{c n t}
\end{array}\right]^{\mathrm{T}}  \tag{39}\\
& \mathbf{X}_{2}=\left[\begin{array}{lll}
\mathbf{U}_{\text {Red }} & \mathbf{U}_{\text {Rch }} & \mathbf{U}_{\text {Ced }}
\end{array}\right]^{\mathrm{T}} \tag{40}
\end{align*}
$$

Thus, the equivalent circuit of a single-phase, halfbridge inverter with resistive load (Fig. 3) is described by a system of matrix differential equations of state (30), (33), equations (23)-(27), (31), (32), (34) and the output equations (37), (38).

## 6. Simulink model of semiconductor converter

Let us consider the block diagram of the Simulink model of the single-phase half-bridge inverter with pulsewidth modulation of output voltage, that implements the mathematical model (Fig. 4). Subsystem 1 is intended for generation of a discrete signal $f$, which specifies the state of the inverter transistors VT1, VT2. The subsystem includes generator $G 1$ of the sawtooth reference voltage $u_{r e f}$ with carrier frequency $f_{\text {ref }}$ (which provides one-side modulation of the output voltage of the converter) and a sinusoidal voltage generator $u_{\text {st }}$ of the setpoint voltage (frequency $f_{s t}$ ). These voltages are fed to the null device $Z 1$, whose output signal $f=1$ corresponds to the VT1 open state and the VT2 closed state, and $f=-1$ - the inverse combination of states of the switches.

The blocks 2 and 3 form the control signals of the power switches, which include the relay elements F1 and F2, respectively, with mutually inverse characteristics. These elements divide the signal $f$ by two channels and generate the signals $f_{1}$ and $f_{2}$, the low level of each of which corresponds to the closed state of the switch, high level - to the open state. Also, formers 2 and 3 include DT1 and DT2 blocks of switch delays. These blocks provide a delay of the rising edge of the output signals $f_{d 1}$ and $f_{\mathrm{d} 2}$ relative to $f_{1}$ and $f_{2}$, respectively, to prevent short circuits during switching of the IGBTs.

Blocks D1 and D2 simulate drivers, which, according to the logic signals $f_{d 1}$ and $f_{\mathrm{d} 2}$, generate the control voltages $u_{G 1}$ and $u_{G 2}$ of the transistors VT1 and VT2. These voltages, together with the voltage $u_{1}, u_{2}$ of power sources, are combined by unit 4 into the vector of independent power supplies U. Subsystem 5 is designed for calculating the values of $\mathbf{U}_{\text {Rch }}$ vector of resistive chords voltages according to (24). In block 6, the values of the $\mathbf{I}_{\text {Rch }}$ vector of the resistive chords currents are calculated in accordance with (26). Subsystem 7 is used to calculate the values of vector $\mathbf{I}_{\text {Red }}$ of resistive edge currents in accordance with (23). Block 8 is used to calculate the values of the vector $\mathbf{U}_{\text {Red }}$ of the resistive edge voltages as (25).

Subsystem 9 is designed for calculating the matrix $\boldsymbol{\Phi}^{-1}\left(\mathbf{U}_{\text {Ced }}, \mathbf{I}_{\text {Rch }}\right)$ values in accordance with (31) using (13), (17), (18). In subsystem 10, the values of the $\mathbf{I}_{\text {Ced }}$ vector of capacitive ribs currents are calculated according to (27). The values of the $\mathbf{I}_{c n t}$ vector on the basis of (32) and the values of the $\mathbf{Q}_{\mathrm{E}}$ vector according to the dependence (34) are calculated in subsystem 11.

Subsystems 12 and 13, which integrate the right-hand parts of the matrix differential equations (30) and (33), are used to calculate the $\mathbf{U}_{C e d}$ and $\mathbf{Q}_{M}$ vectors of state variables, respectively, under initial conditions $\mathbf{U}_{C e d}(0)$ and $\mathbf{Q}_{M}(0)$. The calculation of the values of the vectors $\mathbf{Y}_{1}$ and $\mathbf{Y}_{2}$ of the required variables is carried out according to the equations (37) and (38), the corresponding subsystems in Fig. 4 are not shown.


Fig. 4. The block diagram of the single-phase half-bridge inverter model

IGBTtransistorswithbuilt-indiodes5SNA2000K450300 of ABB [12] are considered for numerical simulation. The parameter values, discovered in accordance with the datasheet, are as follows. For the diode: $T_{M}=1.06 \mu \mathrm{~s} ; \tau=1.83 \mu \mathrm{~S}$; $I_{s}=1 \cdot 10^{-9} \mathrm{~s} ; n U_{T}=0.54 \mathrm{~V}$. For the transistor: $u_{T h}=7 \mathrm{~V} ; u_{D}=1 \mathrm{~V}$; $k=250 \mathrm{~V} ; R_{3}=1 \Omega ; C_{\text {resh }}=3.1 \mathrm{nF} ; C_{\text {res } 0}=160 \mathrm{nF} ; k_{\text {res }}=1.56$; $C_{\text {oesh }}=8 \mathrm{nF} ; C_{\text {oes } 0}=240 \mathrm{nF} ; k_{\text {oes }}=1,57 ; C_{\text {ies }}=220 \mathrm{nF}$. The simulation was carried out at the source voltage $u_{1}=u_{2}=1000 \mathrm{~V}$ and their internal resistance $R_{u 1}=R_{u 2}=0,01 \Omega$, load value $R_{0}=$ $=100 \Omega$. The transistors were controlled by the voltages of the sources $u_{\mathrm{G} 1}$ and $u_{\mathrm{G} 2}$, and the voltage -2 V corresponds to the transistor closed state, 15 V - open state. Ballast resistors $R_{G 1}=R_{G 2}=1,5 \Omega$. The frequency of the setpoint voltage is taken $f_{s t}=50 \mathrm{~Hz}$, the frequency of the reference voltage of the pulse-width modulation $f_{\text {ref }}=5 \mathrm{kHz}$. Calculations were carried out by the backward differentiation method (solver ode23tb), and the integration step did not exceed $5 \cdot 10^{-10} \mathrm{~s}$. The switching processes of the IGBT were simulated during one setpoint voltage period, which corresponds to 20 ms .

## 7. Discussion of the results of an analysis of power switches commutation of a single-phase half-bridge inverter

The graphs, shown in Fig. 5, 6, were obtained as a result of the simulation. The graphs illustrate the function of the proposed model of a single-phase half-bridge inverter with resistive load in the mode of pulse-width modulation of the output voltage.


Fig. 5. The graphs obtained by simulating the operation of a single-phase half-bridge inverter with resistive load in case of one-sided pulse-width modulation of the output voltage as a function of time $t$. a - reference voltage $u_{r e f}$ and setpoint voltage $u_{s t} ; \mathrm{b}, \mathrm{c}-$ control voltages $u_{G 1}$ and $u_{G 2}$, which are formed by drivers of transistors VT1 and VT2, respectively; d - voltage $u_{C E 1}$ of VT1; e - voltage $u_{0}$ on load $R_{0}$; transients during the interval from $t^{\prime \prime}=9.399 \mathrm{~ms}$ to $t^{\prime \prime}=9.404 \mathrm{~ms}$ are illustrated in Fig. 6

The generator G1 forms a reference voltage $u_{r e f}$, which has an antisymmetric sawtooth character at each modulation period $1 / f_{\text {ref }}=0.2 \mathrm{~ms}$. This, when changing the setpoint voltage $u_{s t}$, provides the offset of the falling edge of transistor VT1 control voltage $u_{G 1}$, rising edge of the transistor VT2 control voltage $u_{G 2}$ and falling edge of load voltage $u_{0}$. When one of the switches is in the closed state, the voltage between collector and emitter of another reaches the level $u_{1}+u_{2}=2,000 \mathrm{~V}$.


Fig. 6. The graphs of transients during IGBT switching of a single-phase half-bridge inverter on time $t$. a - reference $u_{\text {ref }}$ and setpoint $u_{s t}$ voltages; $\mathrm{b}-$ signal $f, \mathrm{c}, \mathrm{d}-$ control signals $f_{1}$ and $f_{2}$; $\mathrm{e}, \mathrm{f}$ - control signals $f_{d 1}$ and $f_{d 2}$ of the power switches; g - control voltages $u_{G 1}$ and $u_{G 2}$ and the voltage $u_{21}$ and $u_{22}$ of the transistors gates; h - currents $i_{R G 1}$ and $i_{R G 2}$ of gates; i - voltages $u_{C E 1}$ and $u_{C E 2}$;
j - currents $i_{k 1}$ and $i_{k 2}$ of collectors of VT1 and VT2, respectively; k - voltage $u_{0}$ on the load $R_{0}$

The graphs in Fig. 6 allow to analyze the transients of transistor VT2 closing and the subsequent VT1 opening in more detail, as reflecting the time interval from $t^{\prime}=9.399 \mathrm{~ms}$ to $t^{\prime \prime}=9.404 \mathrm{~ms}$.

At the beginning of this interval, the reference voltage $u_{\text {ref }}$ exceeded the setpoint voltage $u_{s t}$, which determined the closed state of the transistor VT1 and the open state of VT2, the voltage at the load $u_{0}=-1,000 \mathrm{~V}$. At $t_{1}$ moment $u_{\text {ref }}$ becomes less than $u_{s t}$, which is detected by the null device Z1, which output signal $f$ changes from -1 to 1 , the signals $f_{1}$ and $f_{2}$ at the outputs of the relay elements F1 and F2 change, respectively, giving commands for closing VT2 and opening VT1. The falling edge of the VT2 closing signal passes through the block DT2 without delay - the signal $f_{d 2}$ duplicates $f_{2}$, decreasing to 0 at the $t_{1}$ moment. However, the rising edge of the VT1 opening signal is delayed by the unit DT1 for $t_{3}-t_{1}=1 \mu \mathrm{~S}\left(f_{d 1}\right.$ varies at time $\left.t_{3}\right)$. This prevents short circuits between power bars.

The control voltage $u_{\mathrm{G} 2}$ decreases with the driver circuit at the time $t_{1}$ from 15 V to -2 V , which initiates the closing transient process of VT2. From the $t_{1}$ moment, the capacitance $C_{21}$ between the gate and the emitter of VT2 starts to discharge, the voltage $u_{22}$ at which exponentially decreases, reaching the threshold value $u_{T h}=7 \mathrm{~V}$ at time $t_{2}$. The $i_{R G 2}$ current, flowing through the gate, at the time $t_{1}$ changes the sign, jumping down to $i_{R G 2}=-7 \mathrm{~A}$, and, as the capacitance $C_{21}$
is discharging, its absolute value decreases. Since, until $t_{2}$, the gate voltage $u_{22}$ was greater than the threshold value $u_{T h}=7 \mathrm{~V}$, the voltage $u_{\text {CE2 }}$ between the collector and emitter of the transistor remained at a constant level. In this case, the current $i_{k 2}$ of the VT2 collector also does not change, remaining on 10 A level.

After $t_{2}$ moment, the closing process of the VT2 transistor starts, which is accompanied by a discharge of capacitances $C_{12}$ and $C_{32}$. The voltage $u_{22}$ and the absolute value of collector current $i_{k 2}$ continue to exponentially decrease, the voltage $u_{C E 2}$ begins to increase, the current $i_{k 2}$ of the VT2 collector decreases. Accordingly, the $u_{\text {CE1 }}$ voltage, which at the time $t_{2}$ was $2,000 \mathrm{~V}$, after the start of VT2 closing begins to decrease. The decrease of $u_{21}$ voltage at the VT1 gate, current $i_{k 1}$ and a slight increase in the $i_{\mathrm{RG} 1}$ current after $t_{2}$ are due to the processes of capacitances $C_{12}$ and $C_{32}$ discharge and the redistribution of voltages on the transistors. The voltage at the load, which by the time $t_{2}$ was $u_{0}=1,000 \mathrm{~V}$, began to increase after VT2 closing process starts. At time $t_{3}$, the signal $f_{\mathrm{d} 1}$ is sent to open VT1, and the voltage $u_{G 1}$ at the driver D1 output increases from 2 V to 15 V , the $C_{21}$ charge process begins, the voltage $u_{21}$ exponentially increases. The $i_{\mathrm{RG} 1}$ current of the VT1 gate at time $t_{3}$ is stepwise changed to 12 A , and then exponentially decreases with $C_{21}$ charge. By the time $t_{4}$, VT1 remains closed, at the given moment $u_{21}$ reaches the threshold $u_{T h}$ and the process of reducing the resistance of the VT1 starts. On the $\left[t_{4}, t_{5}\right]$ interval, while the voltage $u_{C E 1}$ decreases to 0 , the charge of spurious capacitance $C_{11}$ (Miller capacitance) between the VT1 collector and gate occurs. In this case, the $u_{21}$ voltage remains at a constant level, which is called the Miller plateau. This is accompanied by the current $i_{k 1}$ increasing to 22 A at the time $t_{5}$, which is more than 2 times the operating level of the open transistor current in this circuit $(10 \mathrm{~A})$ and, under certain conditions, can reduce the resource of the semiconductor device. After $t_{5}$ moment, the load voltage $u_{0}$ reaches the level of $1,000 \mathrm{~V}$, and the processes of recharging spurious capacitances of transistors continue for about $1 \mu \mathrm{~s}$. Thus, under given conditions, the process of switching the IGBTs of a single-phase inverter lasts about $4 \mu \mathrm{~s}$.

The reliability of the obtained results is provided by the validity of the accepted assumptions, the use of proven methods of theoretical research and the satisfactory coincidence of the results of theoretical studies with the experimental data obtained in [10]. The deviation of the parameters did not exceed 5-7 \%.

The given results are obtained in the operation of a sin-gle-phase inverter with resistive load, provided that there is no higher harmonics in the input voltage. During the further research, it is expedient, using the proposed methodology, to form a mathematical model of a three-phase IGBT inverter, which feeds an asynchronous motor. This will enable to investigate the harmonic composition of the leakage current to the ground in the variable frequency circuit and to assess the electrical safety of the power supply system.

## 8. Conclusions

1. The mathematical model of the insulated-gate bipolar transistor in the IGBT module was improved due
to the determination of analytical expressions for dynamic capacitances between the leads of the device. This simplifies the accounting for the overcharging of these capacitances during a dead time when commutation of adjacent switches in the model. Such approach allows us to investigate high-frequency transient components of currents and voltages in electrical systems with semiconductor converters.
2. The method of forming a mathematical model of the IGBT voltage inverter in the form of matrix differential equations of state in the Cauchy form and nonlinear equa-
tions is proposed. The application of this method is illustrated by the example of a single-phase half-bridge inverter with resistive load. The obtained mathematical model differs from the well-known in advanced representation of separate elements by nonlinear differential equations and taking into account mutual influences.
3. The peculiarities of the IGBT inverter switching transients are revealed, in particular, the significant exceeding (more than twice) of the transistor current during opening the operating current at the end of the switching process, which can reduce the resource of the device.

## References

1. Ning P., Meng J., Wen X. A Finite Differential Method based IGBT model in PSPICE // 2015 IEEE Applied Power Electronics Conference and Exposition (APEC). 2015. doi: https://doi.org/10.1109/apec.2015.7104482
2. A fixed topology Thévenin equivalent integral model for modular multilevel converters / Zhang F., Yang X., Huang L., Wang K., Xu G., Li Y., Xie R. // International Transactions on Electrical Energy Systems. 2017. Vol. 28, Issue 3. P. e2496. doi: https:// doi.org/10.1002/etep. 2496
3. Chen, Y., Zhuo, F. Research on current sharing of paralleled IGBTs in different DC breaker circuit topologies // MATEC Web of Conferences. 2016. Vol. 63. P. 01010. doi: https://doi.org/10.1051/matecconf/20166301010
4. Denz P., Schmitt T., Andres M. Behavioral Modeling of Power Semiconductors in Modelica // Proceedings of the 10th International Modelica Conference, March 10-12, 2014, Lund, Sweden, 2014. doi: https://doi.org/10.3384/ecp14096343
5. Grigorova T. G., Asparuhova K. K. Unified method for behavioral modeling of IGBT // Annual journal of electronics. 2014. P. 96-99. URL: http://ecad.tu-sofia.bg/et/2014/ET2014/AJE_2014/096-C_Grigorova.pdf
6. Ravi R., Sunnivesh S. Modeling and simulation of highly advanced multilevel inverter for speed control of induction motor // International journal of scientific \& technology research. 2017. Vol. 6, Issue 02. P. 232-236. URL: http://www.ijstr.org/final-print/ feb2017/Modeling-And-Simulation-Of-Highly-Advanced-Multilevel-Inverter-For-Speed-Control-Of-Induction-Motor.pdf
7. Model of Transient Process Where Three-Phase Transducer Feeds Induction Motor Equivalent as a Variable Active-Inductive Load / Marković N., Bjelić S., Živanić J., Milićević V., Milićević Z. // Mathematical Problems in Engineering. 2016. Vol. 2016. P. 1-14. doi: https://doi.org/10.1155/2016/6740261
8. Kovalev E. B. Modelirovanie processa perekhoda asinhronnogo dvigatelya s trekhfaznogo rezhima raboty v odnofazniy // Vzryvozashchishchennoe elektrooborudovanie. 2012. P. 98-107. URL: http://ea.donntu.edu.ua:8080/jspui/handle/123456789/15647
9. Czapp S. The effect of PWM frequency on the effectiveness of protection against electric shock using residual current devices // 2010 International School on Nonsinusoidal Currents and Compensation. 2010. doi: https://doi.org/10.1109/isncc.2010.5524515
10. Hollander H. Modeling of an IGBT and a gate unit: Degree project in Power Electronics. Stockholm: Royal Institute of Technology, 2013. 59 p. URL: www.diva-portal.org/smash/get/diva2:636261/FULLTEXT01.pdf
11. Syvokobylenko V. F., Vasylets S. V. Matematychne modeliuvannia perekhidnykh protsesiv v elektrotekhnichnykh kompleksakh shakhtnykh elektrychnykh merezh: monohrafiya. Lutsk: Vezha-Druk, 2017. 272 p.
12. StakPak IGBT Module 5SNA 2000K450300. Data Sheet, Doc. No. 5SYA 1431-01 10-2016. ABB Switzerland Ltd. Semiconductors, 2016. 9 p.
